

# LCFC NM-D352

## TGL-U LCFC RVP Schematics Document




Drift3/Ironhide3 M/B SCHEMATICS

*Intel TigerLake Processy with DDR4*


REV:1.0

# Drift3/Ironhide3 Gen2 Block Diagram

2020 Jun' 04



- Sub Board
- Different with CS20
- External Connector/Socket
- Internal Connector/Socket
- Internal Switch



# CS21-Project Page Rule

001.Project Name  
002.Block diagram  
003.EC list Or Component Tolence  
004.Title Page  
005.CPU(01/16):DDI/Type-C  
006.CPU(02/16):DDR(1/2)  
007.CPU(03/16):DDR(2/2)  
008.CPU(04/16):MISC/JTAG  
009.CPU(05/16):SPI/ESPI/SMB/CL  
010.CPU(06/16):I2C/ISH/UART/GPIO  
011.CPU(07/16):AUDIO  
012.CPU(08/16):PCIe/USB/SATA  
013.CPU(09/16):CSI-2/CNVI  
014.CPU(10/16):CLOCK SIGNALS  
015.CPU(11/16):SYSTEM PM  
016.CPU(12/16):CPU Power (1/2)  
017.CPU(13/16):CPU Power (2/2)  
018.CPU(14/16):PCH Power  
019.CPU(15/16):GND  
020.CPU(16/16):CFG/RESERVED  
021.MIPi60 DEBUG PORT  
022.SPI FIASH  
023.RTC BATTERY  
024.BLANK  
025.DDR4 SUB CHANNEL-A MD 1  
026.DDR4 SUB CHANNEL-A MD 2  
027.DDR4 SUB CHANNEL-B SODIMM 1  
028.DDR4 SUB CHANNEL-B SODIMM 2  
029.(BLANK)  
030.(BLANK)  
031.(BLANK)  
032.N18S-G5(1/7) PEG I/F  
033.N18S-G5(2/7) VRAM I/F  
034.N18S-G5(3/7) DIGITA / XTAL  
035.N18S-G5(4/7) STRAP / GPIO  
036.N18S-G5(5/7) POWER  
037.N18S-G5(6/7) POWER 2  
038.N18S-G5(7/7) GND  
039.N18S : GDDR6 VRAM CH\_A  
040.N18S : GDDR6 VRAM CH\_A CAP

041.Load SW VGA  
042.MEC1503 (1/3)  
043.MEC1503 (2/3)  
044.MEC1503 (3/3)  
045.Keyboard / Track point  
046.TOUCH PAD  
047.FAN  
048.APS G-SENSOR  
049.(BLANK)  
050.Think Engine (1/2)  
051.Think Engine (2/2)  
052.BLANK  
053.HDMI Retimer & Connector  
054.Thunderbolt Retimer B (1/2)  
055.Thunderbolt Retimer B(2/2)  
056.Thunderbolt Retimer C(1/2)  
057.Thunderbolt Retimer C(2/2)  
058.(BLANK)  
059.USB PD Controller  
060.(BLANK)  
061.Thunderbolt C Connector  
062.Docking Connector  
063.(BLANK)  
064.(BLANK)  
065.TYPEC DCIN  
066.(BLANK)  
067.USB TYPE-A CONNECTOR  
068.USB TYPE-A CONNECTOR (AOU)  
069.(BLANK)  
070.M.2 Socket 3 Module I/F  
071.(BLANK)  
072.M.2 Type 1216 Module  
073.(BLANK)  
074.M.2 Socket 2 Module I/F  
075.(BLANK)  
076.GBE Jacksonville  
077.GBE Swtich  
078.LAN\_B Connector  
079.(BLANK)  
080.(BLANK)

081.Media Card Controller  
082.Media Connector  
083.Audio Codec (ALC3306)  
084.Audio Connector  
085.Audio Smart AMP  
086.Audio Speaker  
087.Audio Beep  
088.ENERGY ESTIMATION ENGINE  
089.(BLANK)  
090.(BLANK)  
091.(BLANK)  
092.(BLANK)  
093.Smart Card Reader / NFC  
094.LCD / Touch interface  
095.LID / IR Camera / MIC  
096.(BLANK)  
097.(BLANK)  
098.Discrete TPM 2.0  
099.(BLANK)  
100.(BLANK)

101.Battery Connector  
102.BATTERY CHARGER (BQ25710)  
103.DC/DC VCC5M (NB690)  
104.DC/DC VCC5M\_PD (NB693GQ)  
105.DC/DC VCC3M (TPS51393P)  
106.(BLANK)  
107.DC/DC VCC1R8\_SUS (TVL62585)  
108.DC/DC VCCCPUCORE (MP2940A)  
109.DC/DC VCCCPUCORE (MP86941\*2)  
110.(BLANK)  
111.DC/DC VCCPCHCORE(MP2941B)  
112.DC/DC VCC1R2A/2R5A (NB687)  
113.(BLANK)  
114.DC/DC VCC1R0VIDEO (BD9B304)  
115.DC/DC VCCGFXCORE\_D (NCP8127)  
116.DC/DC VCC1R35VIDEO (NB693)  
117.DC/DC VCC1R8VIDEO (BD9B304)  
118.Load SW VIDEO  
119.(BLANK)  
120.LOAD SW VCC3\_SUS  
121.LOAD SW B  
122.LOAD SW VCCST & VCCSTG  
123.(BLANK)  
124.(BLANK)  
125.(BLANK)  
126.(BLANK)  
127.(BLANK)  
128.System Power Tree  
129.System Power Sequence  
130.(BLANK)

TABLE: Chip Part Dimension

Size [mm]	mm Size Code	Inch Size Code
0.40 x 0.20	0402	01005
0.60 x 0.30	0603	0201
1.00 x 0.50	1005	0402
1.60 x 0.80	1608	0603
2.00 x 1.25	2125	0805
2.00 x 1.60	2016	0806
2.50 x 2.00	2520	1008
3.20 x 1.60	3216	1206
3.20 x 2.50	3225	1210
4.50 x 1.60	4516	1806
4.50 x 2.50	4525	1810
4.50 x 3.20	4532	1812
5.00 x 2.50	5025	2010
6.40 x 3.20	6432	2512

↑  
LOGIC

TABLE: Chip Capacitor Thermal Characteristics


		Code
-55 to 150degC	+/-30ppm/degC	NPO
-55 to 125degC	+/-30ppm/degC	C0G
-55 to 125degC	+/-15%	X7R
-55 to 105degC	+/-22%	X6S
-55 to 85degC	+/-15%	X5R

TABLE: Chip Capacitor Tolerance


Tolerance	Code
+/-0.25pF	C
+/-0.5pF	D
+/-5%	J
+/-10%	K
+/-20%	M
+80/-20%	Z



TABLE : Functional Strap	
GPP_E19/DDP1_CTRLDATA/TBT_LSX0_RXD (DDP1 I2C / TBT_LSX0 Pin VCC Configuration)	
GPP_E21/DDP2_CTRLDATA/TBT_LSX1_RXD (DDP2 I2C / TBT_LSX1 Pin VCC Configuration)	
GPP_D10/DDP3_CTRLDATA/TBT_LSX2_RXD (DDP3 I2C / TBT_LSX2 Pin VCC Configuration)	
GPP_D12/DDP4_CTRLDATA/TBT_LSX3_RXD (DDP4 I2C / TBT_LSX3 Pin VCC Configuration)	
HIGH	3.3V for HDMI Display I2C (External Pull-Up Resistor Required)
LOW	1.8V for Thunderbolt LSX (Default)










TABLE : Functional Strap

GPP_CS/SMLALERT# (Boot Strap Bit 0)	
GPP_H0 (Boot Strap Bit 1)	
GPP_H1 (Boot Strap Bit 2)	
GPP_H2 (Boot Strap Bit 3)	
0000b	Master Attached Flash Configuration (Default)

TABLE : Functional Strap

DBG_PMODE (DFx Test Mode)	
HIGH	DFx Test Mode Disabled (default)
LOW	DFx Test Mode Enabled

TABLE : Functional Strap

GPP_F7 (Reserved) - Should Sample LOW	
HIGH	
LOW	(Default)

TABLE : Functional Strap

GPP_F10 (Reserved) - Should Sample LOW	
HIGH	
LOW	(Default)

TABLE : Functional Strap

SPI0_MOSI (Boot Halt)		
HIGH	Disabled	
LOW	Enabled	

← LOGIC

TABLE : Functional Strap

SPI0_IO2 (Consent Strap)		
HIGH	Disabled	
LOW	Enabled	

← LOGIC

TABLE : Functional Strap

SPI0_IO3 (A0 Personality Strap)		
HIGH	Disabled	
LOW	Enabled	

← LOGIC

TABLE : Functional Strap

GPP_E6 (JTAG ODT Disable)		
HIGH	JTAG ODT Enabled	
LOW	JTAG ODT Disabled	

← LOGIC

TABLE : Functional Strap

GPP_C2/SMBALERT# (TLS Confidentiality)		
HIGH	Enable ME Crypto TLS with Confidentiality	
LOW	Disable ME Crypto TLS (Default)	

← LOGIC


TABLE : Functional Strap

GPP_C5/SML0ALERT# (Boot Strap Bit 0)		
GPP_H0 (Boot Strap Bit 1)		
GPP_H1 (Boot Strap Bit 2)		
GPP_H2 (Boot Strap Bit 3)		
0000b	Master Attached Flash Configuration (Default)	

TABLE : Functional Strap

GPP_B23/SML1ALERT#/PCHHOT# (CPUNSSC Clock Frequency)		
HIGH	19.2MHz Clock (Derived from 38.4MHz Crystal)	
LOW	38.4MHz Clock (Direct from Crystal) (Default)	

← LOGIC



TABLE

LEVEL	MEMORY ID				
	4	3	2	1	0
1	NA	NA	NA	NA	NA
0	ASM	ASM	ASM	ASM	ASM

TABLE: MEMORYID

MEMORYID[4:0]	Vendor	U2501,U2502,U2503,U2504		Capacity		
		Part Number	Component	Qty	Channel-0	Channel-1
05h (00101b)	Micron	MT40A1G16KD-062E:E	16Gbit SDP	4pcs	8GB	SO-DIMM
04h (00100b)		MT40A2G16SKL-062E:B	32Gbit DDP	4pcs	16GB	SO-DIMM
08h (01000b)	Samsung	K4AAG16SWA-BCWE	16Gbit SDP	4pcs	8GB	SO-DIMM
09h (01001b)		K4ABG16SWA-MCWE	32Gbit DDP	4pcs	16GB	SO-DIMM
0Ah (01010b)	SK hynix	H5ANAG6NCJR-XNC	16Gbit SDP	4pcs	8GB	SO-DIMM
0Ch (01100b)		H5ANAG6NCMR-XNC	16Gbit DDP	4pcs	8GB	SO-DIMM
0Dh (01101b)		H5ANAG6NMR-XNC	16Gbit DDP	4pcs	8GB	SO-DIMM
0Fh (01111b)		H5ANBG6NMR-XNC	32Gbit DDP	4pcs	16GB	SO-DIMM
06h (0010b)						
07h (00111b)						

TABLE

LEVEL	Series ID	
	1	0
R0931	R0930	
1	T	ThinkPAD
0	Ts/X	NEC

TABLE

LEVEL	PLANAR ID			
	3	2	1	0
1	NA	NA	NA	NA
0	ASM	ASM	ASM	ASM

TABLE


LEVEL	PLANARID[3:0]
EVT	0000b
FVT	0001b
SIT	0100b
SVT	1111b





TABLE : Functional Strap

GPP_R2/HDA_SDO/I2S0_TXD	
Flash Descriptor Security Override	
HIGH	Disable Flash Descriptor Security (Override)
LOW	Enable Flash Descriptor Security (Default)




Flexible I/O Configuration								
HSIO Port	High Speed Signals	PCI		HSIO Configuration	Descriptor for PCIe	Net Name	PCI	
		Device	Function				Device	Function
PCH L0	USB 3.1 #1 / PCIe Gen3 #1	1Ch	0h	USB 3.1 #1	1x2, 2x1 Lane Reversal Enabled	N/A	14h	0h
PCH L1	USB 3.1 #2 / PCIe Gen3 #2		1h	USB 3.1 #2		USB3_P2		
PCH L2	USB 3.1 #3 / PCIe Gen3 #3		2h	PCIe Gen3 #3		PCIe3_P1_L1		
PCH L3	USB 3.1 #4 / PCIe Gen3 #4		3h	PCIe Gen3 #4		PCIe3_P1_L0		
PCH L4	PCIe Gen3 #5	1Ch	4h	PCIe Gen3 #5	4x1 Lane Reversal Disabled	N/A	1Fh	6h
PCH L5	PCIe Gen3 #6		5h	PCIe Gen3 #6		N/A		
PCH L6	PCIe Gen3 #7 (GbE)		6h	PCIe Gen3 #7 (GbE)		PCIe3_P7		
PCH L7	PCIe Gen3 #8 (GbE)		7h	PCIe Gen3 #8		N/A		
PCH L8	PCIe Gen3 #9 (GbE)	1Dh	0h	PCIe Gen3 #9 (x4)	1x4 Lane Reversal Disabled	N/A		
PCH L9	PCIe Gen3 #10		1h	PCIe Gen3 #10 (x4)		N/A		
PCH L10	PCIe Gen3 #11 / SATA #0		2h	PCIe Gen3 #11 (x4)		N/A		
PCH L11	PCIe Gen3 #12 / SATA #1		3h	PCIe Gen3 #12 (x4)		N/A		
CPU L0	PCIe Gen4 x4Lane 0	06h	0h	PCIe Gen4 (x4) L0	1x4 Lane Reversal Enabled	PCIe4_L3	06h	0h
CPU L1	PCIe Gen4 x4Lane 1			PCIe Gen4 (x4) L1		PCIe4_L2		
CPU L2	PCIe Gen4 x4Lane 2			PCIe Gen4 (x4) L2		PCIe4_L1		
CPU L3	PCIe Gen4 x4Lane 3			PCIe Gen4 (x4) L3		PCIe4_L0		

PCIe Port Assignment	
PCIe3_P1	(USB3_P1)
PCIe3_P2	(USB3_P2)
PCIe3_P3	WWAN Lane 1
PCIe3_P4	WWAN Lane 0
PCIe3_P5	(WLAN)
PCIe3_P6	(Reserved)
PCIe3_P7	GbE PHY
PCIe3_P8	(SD Card)
PCIe3_P9 (x4)	(dGPU)
PCIe4 (x4)	NVMe SSD

USB 3.1 Port Assignment	
USB3_P1	(Type-A Port)
USB3_P2	Type-A Port (AOU)
USB3_P3	(PCIe3_P3)
USB3_P4	(PCIe3_P4)

USB 2.0 Port Assignment	
USB2_P1	(Type-A Port)
USB2_P2	WWAN
USB2_P3	Fingerprint Reader
USB2_P4	RGB / IR Hybrid Camera
USB2_P5	Type-C Port B
USB2_P6	Type-C Port C
USB2_P7	Type-A Port (AOU)
USB2_P8	(Reserve)
USB2_P9	(Smart Card Reader)
USB2_P10	(Bluetooth)

SATA Port Assignment	
SATA_P0	(PCIe3_P11)
SATA_P1	(PCIe3_P12)







PCIECLK and CLKREQ# Port Assignment		
Port 0	PCle Gen4 (x4)	NVMe SSD
Port 1	PCle Gen3 P5	(M.2 WLAN)
Port 2	PCle Gen3 P1	M.2 WWAN
Port 3	PCle Gen3 P9 (x4)	(dGPU)
Port 4	PCle Gen3 P7	GbE PHY
Port 5	PCle Gen3 P8	(SD Card)
Port 6	PCle Gen3 P6	(Reserved)




TABLE of Y1402		
Vendor	P/N	LCFC P/N
EPSON	X1A000141000201	SJ100001X01
TXC	9H03280012	SJ10000J900
KDS	1TJF090DJ1A000B	SJ100069400

TABLE of Y1201		
Vendor	P/N	LCFC P/N
TXC	8Y38480004	SJ10000SN00





TABLE : Functional Strap


SPIVCCIOSEL (SPI Operation Voltage Select)	
HIGH	SPI Voltage is 1.8V
LOW	SPI Voltage is 3.3V









← LOGIC

TABLE : Functional Strap


GPD7 (Crystal Input Mode)	
HIGH	Crystal input is single ended
LOW	Crystal is attached (Default)








## APS/PETS Interface




TABLE

<p><b>CFG3: MSR Privacy Bit Feature</b></p> <p>1: MSR (C80h) bit[0] setting  0: MSR (C80h) bit[0] overridden</p>
<p><b>CFG4: eDP Enable</b></p> <p>1: Disabled  0: Enabled</p>
<p><b>CFG9: SVID Bus Communication</b></p> <p>1: Enabled  0: Disabled</p>
<p><b>CFG14: PEG60 Lane Reversal</b></p> <p>1: Normal  0: Reversed</p>









TABLE


Logic	Ref Des	MIP160	DCI 2.0
Page8	R0808	ASM	NO_ASM
	R0809	ASM	NO_ASM
Page 20	R2001	ASM	NO_ASM
Page 22	J8	ASM	NO_ASM
	C2101	ASM	NO_ASM
	C2102	ASM	NO_ASM
	C2103	ASM	NO_ASM
	R2108	ASM	NO_ASM
	R2106	ASM	ASM
	R2105	ASM	ASM
	R2104	ASM	NO_ASM
	R2107	ASM	NO_ASM
	R2109	ASM	NO_ASM

LOGIC





32MB (256Mb) 8x6mm WSON8  
1.GigaDevice GD25R256DYIGR

DUAL/QUAD SPI & RPMC  
SA0000A1S00





32MB (256Mb) 200MIL SOIC8  
MACRONIX MX25L25673GM2I-08G SA00008J400 EVT  
32MB (256Mb) 8x6mm WSON8 (Optional)  
WINBOND W25Q256JVEIQ SA00008WZ00  
GIGADEVICE GD25B256DYIGR SA00009R800









ON BOARD MEMORY




CML Vpro CPU Config



CML non Vpro CPU Config









Document Number		<b>LCFC</b>	
Size Custom	Title <b>DDR4 SUB CHANNEL-A MD_1</b>		
Date:	Friday, December 04, 2020	Sheet	25 of 130

VCC1R2A	PDG	LCFC
1uF_0402	16	HW:16/PWR:0
10uF_0603	5	HW:5/PWR:0

VCC0R6B	PDG	LCFC
1uF_0402	8	HW:8/PWR:0
10uF_0603	2	HW:2/PWR:0

VCC2R5A	PDG	LCFC
1uF_0402	8	HW:8/PWR:0
10uF_0603	2	HW:2/PWR:0






VCC1R2A	PDG	LCFC
1uF_0402	8	HW:8/PWR:0
10uF_0603	8	HW:8/PWR:0
330uF_B2	1	HW:0/PWR:0


JDDR1_255	PDG	LCFC
0.1uF_0402	1	HW:1/PWR:0
2.2uF_0402	1	HW:1/PWR:0

VCC0R6B	PDG	LCFC
1uF_0402	2	HW:2/PWR:0
10uF_0603	1	HW:1/PWR:0


VCC2R5A	PDG	LCFC
1uF_0402	1	HW:1/PWR:0
10uF_0603	1	HW:1/PWR:0









Project Name : T14s Gen2		Title : PWR SW/PEN CHARGER INTERFACE	
Size : Date: Friday, December 04, 2020		Document Number : Sheet : 29 of 130	Rev : 0.1



Project Name : T14s Gen2		Title : HDMI CONNECTOR	
C	Size :	Document Number :	Rev : 0.1
Date: Friday, December 04, 2020		Sheet : 30	of 130



<div>Lenovo</div>			
Project Name : T14s Gen2		Title : THUNDERBOLT RETIMER B (1/2)	
C	Size :	Document Number :	Rev : 0.1
Date: Friday, December 04, 2020			Sheet : 31 of 130



PEX DVDD			
Valule	NV Q'ty	LCFC Q'ty	
1uF	Under 6	Under 6	
4.7uF	Under 1	Under 1	
10uF	Near 2	Near 2	
22uF	Near 2	Near 2	

PEX HVDD			
Valule	NV Q'ty	LCFC Q'ty	
1uF	Under 4	Under 4	
4.7uF	Under 1	Under 1	
10uF	Near 2	Near 2	
22uF	Near 1	Near 1	



PEX PLL HVDD			
Valule	NV Q'ty	LCFC Q'ty	
1uF	Under 1	Under 1	
4.7uF	Under 1	Under 1	
10uF	Near 2	Near 2	
22uF	Near 1	Near 1	







GPU does "Not support multiple masters" on its I2C buses.

- 1, The default I2CS address is 0x9E. This address cannot be used by another device on the same bus.
- 2, The GPU has an alternative I2CS address (0x9C).
- 3, This alternative address is enabled by using the SMB\_ALT\_ADDR strap (see GPU straps).












NVVDD		
Valule	NV Q'ty	LCFC Q'ty
1uF	Under 5	Under 5
10uF	Under 12	Under 12
22uF	Near 10	Near 10
330uF	Near 0	Near 1


FBVDD		
Valule	NV Q'ty	LCFC Q'ty
1uF	Under 8	Under 8
10uF	Under 2	Under 2
10uF	Near 1	Near 1
22uF	Near 3	Near 3

1V8_AON		
Valule	NV Q'ty	LCFC Q'ty
1uF	Under 2	Under 2
1uF	Near 3	Near 3
4.7uF	Near 3	Near 3











VDD/VDDQ		
Valule	NV Q'ty	LCFC Q'ty
1uF	Near 18	Near 18
10uF	Near 4	Near 4
10uF	Under 2	Under 2
22uF	Under 6	Under 6

VPP		
Valule	NV Q'ty	LCFC Q'ty
1uF	Near 4	Near 4
4.7uF	Near 1	Near 1



VDD/VDDQ		
Valule	NV Q'ty	LCFC Q'ty
1uF	Near 18	Near 18
10uF	Near 4	Near 4
10uF	Under 2	Under 2
22uF	Under 6	Under 6

VPP		
Valule	NV Q'ty	LCFC Q'ty
1uF	Near 4	Near 4
4.7uF	Near 1	Near 1



-ESPI\_CS  
TP4207  
Test\_Point\_12MIL










TABLE: Functional Strap

KSO01(Crisis Recovery over keyscan conn)

HIGH	Normal Boot
LOW	Crash Recovery

LOGIC

TABLE: EC JTAG Debug Port

Logic	Ref Des	Enable	Disable
Page 42	R4201	ASM	NO_ASM
	R4212	ASM	NO_ASM
	R4215	ASM	NO_ASM
	R4214	ASM	NO_ASM
	R4213	ASM	NO_ASM
Page 44	R4410	ASM	NO_ASM
	R4411	No_ASM	ASM

LOGIC

Lenovo

Project Name : T14s Gen2Title : MEC1503 (1/3)


Size : Document Number : Rev : 0.1

Date: Friday, December 04, 2020Sheet : 42 of 130

TABLE : Functional Strap

GPIO055 (Boot Source Select Strap)	
HIGH	Shared SPI pins for Boot
LOW	eSPI Flash Channel for Boot

← LOGIC



TABLE

Sensor	Device	Placed on
ADC00	WLAN/WWAN	BOTTOM
ADC01	SSD	BOTTOM
ADC02	Battery Charger	BOTTOM
ADC03	DDR4	BOTTOM
ADC04	GPU DC/DC	BOTTOM
ADC05	CPU FAN	BOTTOM

Project Name :  
T14s Gen2


Title :  
MEC1503 (2/3)

Size :  
C

Document Number :  
01

Rev :  
01

Date: Friday, December 04, 2020Sheet : 43 of 130






# FAN\_ID(GPIO207)


T14 Drift3.0	
Supplier	ID
AVC	High(2)_3.2v
Toshiba	Middle(1)_1.65v
DELTA	Low(0)_0v

Ironhide3.0	
Supplier	ID
AVC	High(2)_3.2v
Toshiba	Middle(1)_1.65v
DELTA	Low(0)_0v











Security Classification	LC Future Center Secret Data			Title	
Issued Date	2018/01/12	Deciphered Date	2018/01/12	FAN CONNECTOR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number
				T14s Gen2	
				Date: Friday, December 04, 2020	Sheet 47 of 130
				Rev 0.1	

HDD Support	VCC3M
SSD Only	VCC3B

P/N	ADDR_SEL	Address
LIS2DWLTR	H	32h (W) & 33h (R)
	L	30h (W) & 31h (R)
KX022-1020	H	3Eh (W) & 3Fh (R)
	L	3Ch (W) & 3Dh (R)



TABLE of G-Sensor (U4801)		
Vendor	P/N	LCFC P/N
ST	LIS2DWLTR	SA00009AQ00
Kionix	KX022-1020	SA000081E00






Lenovo

Project Name : T14s Gen2		Title : dGPU	
C	Size :	Document Number :	Rev : 0.1
Date: Friday, December 04, 2020			Sheet : 49 of 130




ROHM: RB530CM  
Toshiba: 1SS417

ROHM: RB530CM  
Toshiba: 1SS417



TABLE

ID	Target
RTS101	TBTC_VBUS20_F to VINT20_IN_FET (Q6505)
RTS102	TBTB_VBUS20_F to VINT120_IN_FET (Q6501)
RTS103	VCCCPUCORE DrMOS (PL1101)
RTS104	VCCCPUCORE DrMOS (PL0902)
RTS105	VCCCPUCORE DrMOS (PL0901)
RTS106	VCCPCHCORE VR IC (PU1101)
RTS107	CPU Die (UCPU1)
RTS108	VCC1R2A VR IC (PU0601)
RTS109	Battery Charger BATDRV FET (PQ0203)
RTS110	MBAT_PWR1S to BATD_PWR1S FET (PQ0101)
RTS111	Battery Charger BOOST Dual FET (PQ0202)
RTS112	Battery Charger BUCK Dual FET (PQ0201)



Lenovo

Project Name : T14s Gen2		Title : dGPU	
C	Size :	Document Number :	Rev : 0.1
Date: Friday, December 04, 2020		Sheet :	52 of 130








TABLE : Functional Strap

POC_GPIO_10 (Flash Share Strap)	
HIGH	Flash is shared between 2 Re-timers
LOW	Flash isn't shared. 1 Flash per Re-timer


← LOGIC


TABLE : Functional Strap


POC_GPIO_11 (Master/Slave Strap in Flash Sare Mode)	
HIGH	Set Re-timer to be Master on shared flash SPI I/F
LOW	Set Re-timer to be Slave on shared flash SPI I/F

← LOGIC












<div>Lenovo</div>			
Project Name : T14s Gen2		Title : DDR VR	
C	Size :	Document Number :	Rev : 0.1
Date: Friday, December 04, 2020			Sheet : 58 of 130






Title			
<Title>			
Size	Document Number		Rev
A	T14s Gen2		0.1
Date:	Friday, December 04, 2020		Sheet 60 of 130







discharge bleeding resistors(220K ohm)  
were added to S1A3 S8B/S8TA lines  
due to the new 330 nF PM capacitors

TBTR\_TXIP\_C R6211 1 2 1/20W 220K 5% 0201  
TBTR\_TXIN\_C R6212 1 2 1/20W 220K 5% 0201  
TBTR\_TX2N\_C R6213 1 2 1/20W 220K 5% 0201  
TBTR\_TX2P\_C R6214 1 2 1/20W 220K 5% 0201




TABLE FL89 - FL92

1st:	Murata, DLP11SN900HL2
2nd:	TDK, MCZ1210AH900L2TA0G




TABLE F41

BOURNS	MF-FSMF035X-2
--------	---------------










TABLE U223


Pericom	P13USB102ZME
NXP	NX3DV42GU




Project Name : T14s Gen2		Title : RJ45 Connector	
C	Size :	Document Number :	Rev : 0.1
Date: Friday, December 04, 2020		Sheet :	63 of 130



<div>Lenovo</div>			
Project Name : T14s Gen2		Title : TOUCH PAD/NFC/FPR	
C	Size :	Document Number :	Rev : 0.1
Date: Friday, December 04, 2020		Sheet :	64 of 130





Project Name : T14s Gen2		Title : FAN CONNECTOR	
C	Size :	Document Number :	Rev : 0.1
Date: Friday, December 04, 2020		Sheet :	66 of 130







TABLE of USB3.0 Single (U6701)		
Vendor	P/N	LCFC P/N
TI	TPS2069CDGNR	SA00005TE00
Rohm	BD82032FVJ-GE2	SA000084S00









	5	4	3	2	1
D					
C					
B					
A					

Lenovo		
Project Name : T14s Gen2		Title : LAN Switch
C	Size : Document Number :	Rev : 0.1
Date: Friday, December 04, 2020		Sheet : 69 of 130


M.2 Socket 3 (Key-M) for 2280 S3 SSD  
H=2.65mm Connector









Lenovo

Project Name : T14s Gen2		Title : SMBus Switch	
C	Size :	Document Number :	Rev : 0.1
Date: Friday, December 04, 2020		Sheet : 71	of 130




## M.2 Type 1216 Module for WLAN / Bluetooth





## M.2 Socket 2 (Key-B) for 3042 S3 WWAN

**TABLE:**


State #	Module Configuration Decodes				Module Type and Main Host Interface	Port Configuration	Module
	CONFIG 0 (Pin 21)	CONFIG 3 (Pin 1)	CONFIG 2 (Pin 75)	CONFIG 1 (Pin 69)			
0	GND	GND	GND	GND	SSD - SATA	N/A	EM120R-GL
1	GND	GND	GND	NC	SSD - PCIe	N/A	
2	GND	GND	NC	GND	WWAN - PCIe	0	
3	GND	GND	NC	NC	WWAN - PCIe	1	
4	GND	NC	GND	GND	WWAN - PCIe, USB 3.1 Gen1	0	
5	GND	NC	GND	NC	WWAN - PCIe, USB 3.1 Gen1	1	
6	GND	NC	NC	GND	WWAN - PCIe, USB 3.1 Gen1	2	
7	GND	NC	NC	NC	WWAN - PCIe, USB 3.1 Gen1	3	
8	NC	GND	GND	GND	WWAN - SSIC	0	
9	NC	GND	GND	NC	WWAN - SSIC	1	
10	NC	GND	NC	GND	WWAN - SSIC	2	
11	NC	GND	NC	NC	WWAN - SSIC	3	
12	NC	NC	GND	GND	WWAN - PCIe	2	
13	NC	NC	GND	NC	WWAN - PCIe	3	
14	NC	NC	NC	GND	WWAN - PCIe, USB 3.1 Gen1	Vendor Defined	
15	NC	NC	NC	NC	No Module Present	N/A	


EM160R-GL

Config_0 (Pin 21)	Config_1 (Pin 69)	Config_2 (Pin 75)	Config_3 (Pin 1)	Module Type and Main Host Interface	Port Configuration
NC	GND	NC	NC	Vender defined	N/A


EM120R-GL

Config_0 (Pin 21)	Config_1 (Pin 69)	Config_2 (Pin 75)	Config_3 (Pin 1)	Module Type and Main Host Interface	Port Configuration
GND	GND	NC	NC	Vender defined	N/A


Security Classification		LC Future Center Secret Data		Title		
Issued Date	2018/01/12	Deciphered Date	2018/01/12	M2 SOCKET 2 MODULE I/F		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THE INFORMATION TRANSFERRED FROM THIS COMPETITIVE DIVISION OF RAD DEPARTMENT EXCEEDS AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev
				C		0.1
				<b>T14s Gen2</b>		
Date:	Friday, December 30, 2020			Sheet	74 of 130	



<div>Lenovo</div>			
Project Name : T14s Gen2		Title : dGPU	
C	Size :	Document Number :	Rev : 0.1
Date: Friday, December 04, 2020			Sheet : 75 of 130



place near the PHY




TABLE

vPro	Capability	
GbE PHY	Yes	No
U7601	Jacksonville-LM	Jacksonville-V

LOGIC


SKU	Description	LCFC P/N
vPRO	WG1219LM SLKJ2	SA000073020
non-vPRO	WG1219V SLKJ4	SA000072210





Y7601 CRYSTAL - 25MHz 10pF 30ppm 2016		
Vendor	P/N	LCFC P/N
TXC	7R25080002	SJ10000PP00
KDS	1Z2HAE25000CC0B	SJ10000MN00
Epson	Q22FA1280055900	SJ10000PU00

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/01/12	Deciphered Date	2018/01/12	GBE JACKSONVILLE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.		Soc Document Number Custom C		T14s Gen2	
Date: Friday, December 04, 2020		Sheet 76 of 130		Rev 0.1	
















Title			
<Title>			
Size	Document Number		Rev
A	T14s Gen2		0.1
Date:	Friday, December 04, 2020		Sheet 79 of 130




Title		
<Title>		
Size A	Document Number T14s Gen2	Rev 0.1
Date:	Friday, December 04, 2020	Sheet 80 of 130



Part Number	Vendor
SA000077K00	RTS5232S-GR REALTEK
SA00009JG10	GL9750-OIY02 GENESYS




Mode	Detect
Normal	short
Card insert	open




**TABLE    MIC HW ENABLE/DISABLE**

	ENABLE	DISABLE
R0805	ASM	NO ASM


↑  
LOGI




R8308, R8309				
	EVT	FVT	SIT	SVT
Resistor	V	V	V	
R-short				V




PLACE UNDER ALC3287



**PLACE NEAR CODEC**










R8502	SVF	FVF	STF	SVF
	V	V	V	V
	Realtoz	V	V	V
	R-short			V

R8503, R8504, R8505, R8507	SVF	FVF	STF	SVF
	V	V	V	V
	Realtoz	V	V	V
	R-short			V

R8509	SVF	FVF	STF	SVF
	V	V	V	V
	Realtoz	V	V	V
	R-short			V







5

4

3

2

1

Title		
<Title>		
Size	Document Number	Rev
Custom14s Gen2		0.1
Date:	Friday, December 04, 2020	Sheet 88 of 130


5

4


3

2

1



Title		
<Title>		
Size A	Document Number T14s Gen2	Rev 0.1
Date:	Friday, December 04, 2020	Sheet 89 of 130



5

4

3

2

1

B

B

A

A

Title			
<Title>			
Size	Document Number		Rev
A	T14s Gen2		0.1
Date:	Friday, December 04, 2020		Sheet 90 of 130


5

4

3

2

1



5

4

3

2

1

B

B

A

A

Title			
<Title>			
Size	Document Number		Rev
A	T14s Gen2		0.1
Date:	Friday, December 04, 2020		Sheet 91 of 130


5

4

3



2

1



Title				
<Title>				
Size	Document Number			Rev
A	T14s Gen2			0.1
Date:	Friday, December 04, 2020		Sheet	92 of 130





總共pin數	Pin Count	Pin Assignment	SCR	RFID
1	1	VBUS_SV		
2	2	Data- (D-)		
3	3	Data+ (D+)		
4	4	GND		
5	5	Audio_Feedback		
6	6	Low_power_mode		
7	7	Card_read		
8	8	Module_Detect		
9	6	GND		
10	5	NC		
11	4	GND		
12	3	USB D+		
13	2	USB D-		
14	1	VCC +5V		

RFID & Smart Card		NFC	
Pin1	VBUS_SV	Pin1	VBUS_SV_NFC
Pin2	USB_D-	Pin2	VBUS_SV_NFC
Pin3	USB_D+	Pin3	I2C0_DATA_NFC
Pin4	GND	Pin4	I2C0_CLK_NFC
Pin5	BEEP	Pin5	GND
Pin6	CARD_READ	Pin6	NFC_INT
Pin7	COIL_ACTIVE	Pin7	-NFC_DTCT
Pin8	GND	Pin8	NFC_ON
Pin9	GND	Pin9	NFC_ACTIVE
Pin10	NC	Pin10	NC
Pin11	-SC_DTCT	Pin11	NC
Pin12	USB_D+	Pin12	NC
Pin13	USB_D-	Pin13	NFC_DLREQ
Pin14	VCC +5V	Pin14	VCC +5V

#### RFID Pin Assignment


PIN	Description
1	VBUS_SV
2	Data- (D-)
3	Data+ (D+)
4	GND
5	Audio_Feedback
6	Low_power_mode
7	Card_read
8	Module_Detect

重疊區域


SCR Pin Assignment	
PIN	Description
1	VCC +5V
2	USB D-
3	USB D+
4	GND
5	NC
6	GND

重疊區域


Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/01/12	Deciphered Date	2018/01/12	SCR&FPR&NEC LED	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Date:	Friday, December 04, 2020
				Sheet	93 of 130
				Rev	0.1




LCD size control  
Low:14"  
High:15"




## LCD CONNECTOR



Security Classification				LC Future Center Secret Data				Title			
Issued Date		2018/01/12		Deciphered Date		2018/01/12		LCD INTERFACE			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.										Rev	
Size		Document Number		Custom		T14s Gen2		0.1			
Date:		Friday, December 04, 2020		Sheet		94		of 130			





5

4

3

2

1

B

B

A

A

Title			
<Title>			
Size	Document Number		Rev
A	T14s Gen2		0.1
Date:	Friday, December 04, 2020		Sheet 96 of 130


5

4


3

2

1




Title		
<Title>		
Size	Document Number	Rev
A	T14s Gen2	0.1
Date:	Friday, December 04, 2020	Sheet 97 of 130



Pin No	TCG PTP Spec (v38)	Nuvoton NPCT750LABYX	ST Micro ST33HTPH2E32AHC0
1	VDD	VSB	NC
2	GND	NC	GND
3	NC	NC	NC
4	GPIO	GPIO/PP	PP
5	NC	NC	NC
6	GPIO	GPIO3	NC
7	GPIO	NC	GPIO
8	VDD	VHIO	NC
9	NC	NC	NC
10	NC	NC	NC
11	NC	NC	NC
12	NC	NC	NC
13	GPIO	GPIO4	NC
14	NC	NC	NC
15	NC	NC	NC
16	GND	GND	NC
17	SPI_RST#	RST#	SPI_RST#
18	SPI_PIRQ#	PIRQ#/GPIO2	SPI_PIRQ#
19	SPI_CLK	SCLK	SPI_CLK
20	SPI_CS#	SCS#/GPIO5	SPI_CS#
21	MOSI	MOSI/GPIO7	MOSI
22	VDD	VHIO	VPS
23	GND	GND	NC
24	MISO	MISO	MISO
25	NC	NC	NC
26	NC	NC	NC
27	NC	NC	NC
28	NC	NC	NC
29	SDA/GPIO1	SDA/GPIO1	NC
30	SDA/GPIO0	SDA/GPIO0	NC
31	NC	NC	NC
32	NC	NC	NC

TABLE of TPM (U9801)		
Vendor	P/N	LCFC P/N
ST Micro	ST33HTPH2E32AHC0	SA0000AB710
Nuvoton	NPCT750LABYX	SA00008KS20



Title		
<Title>		
Size	Document Number	Rev
A	T14s Gen2	0.1
Date:	Friday, December 04, 2020	Sheet 99 of 130

BLANK










TABLE : NB693 Mode Control

Mode	VOUT		RMode
M1	Vo<3V	DCM	0
M2	Vo<3V	CCM	90K
M3	Vo>=3V	CCM	150K
M4	Vo>=3V	DCM	>230K or Float

← LOGIC


VCC5\_PD  
TDC : 6.3A  
OCP : 10A

20200629  
Change follow JG1

VCC5\_PD

Table PL0401

CYNTEC : CMLE053T-1R5MS  
SUMIDA : 0530CDMCCDS-1R5MC  
COILFORCE:CHP-0530-1R5-MS




Int 5.0V LDO Output



VCC3M  
TDC : 7.6A  
OCP : 9.6A

Table PL0501

CYNTEC : CML053T-1R5MS  
SUMIDA : 0530CDMCCDS-1R5MC  
COILFORCE:CIHP-0530-1R5-MS

Vo=3.36V





**VCC1R2A**  
**TDC= 7.8A**  
**Max = 9A**  
**OCP = 11A**

Table PL0601  
 CYNTEC : CMLB053T-R68MS  
 SUMIDA : 0530CDMCCDS-R68MC  
 COILFORCE:CCCA-0530-R68-MS





TABLE NB687GQ:EN1/EN2

State	EN1	EN2	VDDQ	VTTREF	VTT	VPP
S0	High	High	ON	ON	ON	ON
S3	Low	High	ON	ON	OFF (High-Z)	ON
S4/S5	Low	Low	OFF	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF	OFF

TABLE NB687GQ:MODE

State	USM	Fs	Resistor to GND
M1	NO	700KHz	0
M2	YES	700KHz	90K
M3	NO	500KHz	150K
M4	YES	500KHz	>230K or Float



**VCC1R8\_SUS**  
**TDC = 2.3A**







Table PC0908,PC0909,PC0910

Panasonic: 25TQC68MYF  
KEMET: T521D686M025ATE070

**VCCCPUCORE**  
UP3 4+2 28W(P)  
TDC= 43A  
IccMax= 65A

108 PWM\_CORE1  
108,110 MODE\_SEL

TABLE :

SYNC (MODE\_SEL)

High	Normal Operation
H.Z.	Standby Mode
Low	Diode Emulation Mode

TABLE PL0901

SUMIDA	0624CDMCCDS_R22MC
CYNTEC	CMLS062D-R22MS-88
COILFORCE	CCCA-0624-R22-MI

Table for PC0922, PC0961

Panasonic	ETPE330MA9L
NEC TOKIN	TEPSGB20E337M9
KEMET	T520B337 M2 F5ATE009

TABLE PL0902

SUMIDA	0624CDMCCDS_R22MC
CYNTEC	CMLS062D-R22MS-88
COILFORCE	CCCA-0624-R22-MI


Document Number

**D0RAEM0N**

**LCFC**

Size	Custom	Title	DC/DC VCCCPUCORE (MP86941 X 2)	Rev	0.01
Date:	Monday, December 14, 2020	Sheet	108	of	130





VCCPCHCORE  
TDC= 14A  
IccMax= 27A

TABLE PL1101	
SUMIDA	0624CDMCCDS_R22MC
CYNTEC	CMLS062D-R22MS-88
COILFORCE	CCCA-0624-R22-MI

TABLE:MODE			
State	Interleaving	VID Down option	Resistor to GND
M1	No	Slew down	0
M2	Yes	Slew down	90K
M3	Yes	Decay	150K
M4	No	Decay	>230K or float

TABLE:FS		
State	Fs(kHz)	Resistor to GND
M1	500	0
M2	700	90K
M3	1000	150K
M4	1200	>230K or float

TABLE:CLM		
State	CLM	Resistor to GND
M1	7A	0
M2	10A	90K
M3	13A	150K
M4	17A	>230K or float

TABLE : MP2941 VID control Bit logics			
VID1	VID0	VOUT(V)	
0	0	0	
0	1	1.1	
1	0	1.65	
1	1	1.8	

TABLE : MP2941 RS vs RI (or later)		
Item	RS	RI
VOUT	1.8V fixed	Defined by VCCPCHCORE_VID1/VID0
Rmode	0 ohm	Float
RFS	Float	Float or 150K
1kOhm bleeder	Necessary	Not necessary

TABLE for PC1117	
Panasonic	ETPE330MA9L
NEC TOKIN	TEPSGB20E337M9
KEMET	i@T520B337M2R5A1E009

BLANK

Document Number			
<i><b>DORAEMON</b></i>			
Size Custom	Title <i><b>BLANK</b></i>		Rev 0.01
Date:	Monday, December 14, 2020	Sheet 112 of 130	

BLANK


BLANK











Document Number		<b>DORAEMON</b>			<b>LCFC</b>		
Size	Title	<b>BLANK</b>			Rev 0.01		
Custom							
Date:	Monday, December 14, 2020		Sheet	118	of	130	








Table PL1901


Cyntec :HMLQ25201B-R47M  
SUMIDA:252012CDMCDDS-R47MC

VCC1R0VIDEO  
ECP: 6A . 6 A  
EDP: 9A . 9 A  
OCP: 3A









Security Classification		LC Future Center Secret Data		Title			
Issued Date		Deciphered Date		LOAD SW LAN			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Size		Document Number				Rev	
B						Drift/Ironhide_CML 1.0	
Date:		Monday, December 14, 2020		Sheet		122 of 130	


PQ2301

TOSHIBA : SSM6K513NU  
AOS : AON2420  
FAIRCHILD : FDMA8878



PQ2302

TOSHIBA : SSM6K504NU  
ROHM : RF4E080BNTR  
AOS : AON2420



PQ2401  
TOSHIBA : SSM6K504NU  
ROHM : RF4E080BNTR  
AOS : AON2420

PQ2402  
TOSHIBA : SSM6K513NU  
AOS : AON2420  
FAIRCHILD:FDMA8878

PQ2403  
TOSHIBA : SSM6K504NU  
ROHM : RF4E080BNTR  
AOS : AON2420



BLANK



BLANK

BLANK



320mm

300mm



BLANK